EEPW首页 > 商机频道 > 深圳市科创微科技有限公司 > 最新产品 > IP108A 8口百兆PHY芯片(IP108A Octal 10/100 Fast Ethernet Transceiver

公司信息

深圳市科创微科技有限公司
所在省:广东
所在市:深圳
店铺地址:http://ec.eepw.com.cn/
mfmember/index/userid/40781

推荐产品

联系我们

深圳市科创微科技有限公司
电话:18688797289
邮箱:851493579@qq.com
地址:深圳市龙华新区新联大厦810

最新产品

产品名称:【供应】IP108A 8口百兆PHY芯片(IP108A Octal 10/100 Fast Ethernet Transceiver
当前价格:1.00/PCS
最小起订:1
供货总量:1000000
发 货 期:2天内发货
发布时间:2014-05-22

详细说明:

IP108A Octal 10/100 Fast Ethernet Transceiver General Description : The IP 108A is a highly integrated octal PHY transceiver for 10Base-T, 100Base-TX and 100Base-FX Fast Ethernet applications. This device is implemented with advanced 0.18um CMOS process technology for low power consumption. For the high port count switch design such as 16 or 24 or 32-port, the IP 108A can simplify the system design and ensure the targeted performance.. IP 108A can be programmed to operate in various modes through either hardware (hardware strapping pin) or software control (registers setting via SMI). It also supports SS-SMII interface to MAC controller to reduce the pin- count. The IP 108A contains eight independent 10/ 100M PHY Transceiver and includes encoder, decoder, line driver, ADC, DAC, DSP and PLL circuits for each port. The IP 108A enters the Automatic Power Saving Mode to lower the power consumption once the link partner is disconnected. The IP 108A just needs an external OSC or crystal as the clock source, simplifying the system design. Besides the features described above, the driving capability of IP 108A can be trimmed to minimize the EMI effect by the advanced slew rate control technology. Feature : Integrates eight-port 10Base-T, 100Base-TX and 100Base-FX transceivers in a single chip. Flexible 8-port 100Base-FX configuration. Supports auto crossover function and force MDIX function. Supports auto-negotiation function. Flexible functional configuration through either pin setting or register programming. Supports SS-SMII interfaces. Supports BaseLine Wander (BLW) compensation. Provides direct drive mode and serial data latch LED display mode. Embeds DSP-based PHY Transceiver technology to improve the cable driving performance Adjustable current driving capabilities Adjustable SS-SMII interface timing Provides power-on LED diagnostic function Power supply: Selectable 3.3V/1.95V for I/O 1.95V power supply for core Supports Automatic Power Saving (APS) Mode Requires only one external clock source 0.18u CMOS technology 128Pin PQFP package Support Lead Free package (Please refer to the Order Information)

欢迎咨询请留下您的联系方式: