产品介绍

74LVX174 Low Voltage CMos 3 To 8 Line Decoder (Inv.) with Clear with 5V Tolerant Inputs

The 74LVX174 is a low voltage CMOS HEX D-TYPE FLIP FLOP WITH CLEAR NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power, battery operated and low noise 3.3V applications.

Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the CLEAR input is held low, the Q outputs are held low independently of the other inputs.

Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage.

This device can be used to interface 5V to 3V system. It combines high speed performance with the true CMOS low power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage

技术特性

• HIGH SPEED:
  • fMAX = 180MHz (TYP.) at VCC = 3.3V
• 5V TOLERANT INPUTS
• INPUT VOLTAGE LEVEL:
  • VIL=0.8V, VIH=2V at VCC=3V
• LOW POWER DISSIPATION:
  • ICC = 4 μA (MAX.) at TA=25˚C
• LOW NOISE:
  • VOLP= 0.3V (TYP.) at VCC= 3.3V
• SYMMETRICAL OUTPUT IMPEDANCE:
  • |IOH| = IOL= 4mA (MIN)
• BALANCED PROPAGATION DELAYS:
  • tPLH tPHL
• OPERATING VOLTAGE RANGE:
  • VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
• PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 174
• IMPROVED LATCH-UP IMMUNITY
• POWER DOWN PROTECTION ON INPUTS

74LVX174 订购信息

DATASHEET