| 招聘职位： | IC LAYOUT ENGINEERS |
| 学历要求： | Bachelor degree |
| 性别要求： | 不限 |
| 招聘人数： | 5 |
| 工作地点： | - |
| 工作时间： | 0 |
| 工资范围 | 0 |
| 职位介绍： | - Bachelor degree in Electronics Engineering, Microelectronics; - Good at English + Team work + knowledge sharing; - Self motivated and good attitude; - Familiar with major CAD tools and soft-wares. - Job description: · Estimate the die size · Do floor plan · To convert the electrical schematics into physical layout using ST's processes · Verification for DRC and LVS · To prepare bonding diagram · To extract parasitic devices for post-layout simulations · Use EDA tool to implement the circuit layout |
| 接收简历邮箱： | sz-post@st.com |
集成压控晶振的射频合成器将频率输出扩展到
Teseo GPS引擎开始批量供货，方便
32兆位串口闪存M25PX32采用双输入
新系列移动多媒体应用处理器