| 招聘职位： | ASIC Design Engineer |
| 学历要求： | Bachelor degree or above |
| 性别要求： | - |
| 招聘人数： | 0 |
| 工作地点： | - |
| 工作时间： | 0 |
| 工资范围 | 0 |
| 职位介绍： | Primary Responsibility: Be responsible for physical design of large, complex CMOS chips. Tasks including floor plan, partition, power routing, place & route, static timing analysis, DRC/LVS and other physical verification. Work with customer design team early in design phase to define good design strategies. Provide feedback and work closely with product development teams to improve design flow. Coordinate and work with world wide design teams to ensure on time delivery of design results. Qualifications: Bachelor degree or above in EE major Minimum 3 year related experience with a solid IC design and EDA tool background Solid understanding of deep sub-micron signal integrity issues such a cross-talk, IR drop, etc Capable of handling multiple tasks at one time Experienced in place & route, static timing analysis, synthesis Extensive knowledge and experience with Magma, or Synopsys place & route tools Extensive knowledge and experience with Synopsys DC, PT and PTSI tool Experience with Perl, tcl scripting Good customer communication skill is a must Good command of English Good command of Unix |
| 接收简历邮箱： | china-recruiting@ti.com |
可编程的1:4锁相环时钟发生器
新型单片高线性度正交解调器TRF3710
三通道集成视频缓冲器THS7314/5/
系统侧电量监测计芯片bq27500